`include "defines.v"

module alu_top
(
    input en,
    input [3:0] op,
    input [31:0] data1,
    input [31:0] data2,
);

    always @(*) begin
        if(en) begin
            case(op)
        end else begin
        
        end
    end

endmodule
